

邏輯設計——小考二

Chapter 4.9 ~ 5.8

撰寫日期: 2026-06-03

目錄

1.....	2
Step1: Truth-table & K-Map	2
Step2: Equation & Circuit	3
2.....	3
SR NOR Latch	3
D Latch	3
3.....	3
4.....	4
5.....	5
6.....	7




1.

(20%) 請設計一個輸入如下表，但是輸入 D_3 為最高優先權且輸入 D_0 為最低優先權的一個四位元優先權編碼器。(寫出卡諾圖化簡後的輸出函數並畫出邏輯電路圖)。(V 為有效位元指示器)

Input				Output		
D_0	D_1	D_2	D_3	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1


Step1: Truth-table & K-Map

Input				Output			min-term
D_0	D_1	D_2	D_3	x	y	V	
0	0	0	0	X	X	0	m_0
1	0	0	0	0	0	1	m_8
0	1	0	0	0	1	1	m_4
1	1	0	0	0	1	1	m_{12}
0	0	1	0	1	0	1	m_2
0	1	1	0	1	0	1	m_6
1	0	1	0	1	0	1	m_{10}
1	1	1	0	1	0	1	m_{14}
0	0	0	1	1	1	1	m_1
0	0	1	1	1	1	1	m_3
0	1	0	1	1	1	1	m_5
0	1	1	1	1	1	1	m_7
1	0	0	1	1	1	1	m_9
1	0	1	1	1	1	1	m_{11}
1	1	0	1	1	1	1	m_{13}
1	1	1	1	1	1	1	m_{15}



Step2: Equation & Circuit


$$x = D_2 + D_3$$
$$y = D_3 + D_1 D_2'$$
$$V = D_0 + D_1 + D_2 + D_3$$




2.

(20%) 請試著描繪 (a) **SR NOR Latch** 以及 (b) **D Latch** 的邏輯電路圖以及所代表的功能。(每一個門鎖器為 10%，邏輯電路圖 5%，功能表 5%)

SR NOR Latch



D Latch




3.

(30%) 請試著描繪出所有正反器的特性表、特性方程式以及激勵表。(共三種 (D, JK, T)，功能表 4%、功能函數 3% 和激勵表 3%)

正反器 (flipflop)	特性方程式 (Characteristic Eq.)	特性表 (Characteristic Table)	激勵表 (Excitation Table)																																								
D	$Q(t + 1) = D$	<table><tr><th>D</th><th>$Q(t + 1)$</th><th>說明</th></tr><tr><td>1</td><td>1</td><td>Set (設定)</td></tr></table>	D	$Q(t + 1)$	說明	1	1	Set (設定)	<table><tr><th>$Q(t)$</th><th>$Q(t + 1)$</th><th>D</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	$Q(t)$	$Q(t + 1)$	D	0	0	0	0	1	1	1	0	0	1	1	1																			
D	$Q(t + 1)$	說明																																									
1	1	Set (設定)																																									
$Q(t)$	$Q(t + 1)$	D																																									
0	0	0																																									
0	1	1																																									
1	0	0																																									
1	1	1																																									
JK	$Q(t + 1) = JQ' + K'Q$	<table><tr><th>J</th><th>K</th><th>$Q(t + 1)$</th><th>說明</th></tr><tr><td>0</td><td>0</td><td>$Q(t)$</td><td>No change (保持)</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Reset (重設)</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Set (設定)</td></tr><tr><td>1</td><td>1</td><td>$Q'(t)$</td><td>Complement (反轉)</td></tr></table>	J	K	$Q(t + 1)$	說明	0	0	$Q(t)$	No change (保持)	0	1	0	Reset (重設)	1	0	1	Set (設定)	1	1	$Q'(t)$	Complement (反轉)	<table><tr><th>$Q(t)$</th><th>$Q(t + 1)$</th><th>J</th><th>K</th></tr><tr><td>0</td><td>0</td><td>0</td><td>X</td></tr><tr><td>0</td><td>1</td><td>1</td><td>X</td></tr><tr><td>1</td><td>0</td><td>X</td><td>1</td></tr><tr><td>1</td><td>1</td><td>X</td><td>0</td></tr></table>	$Q(t)$	$Q(t + 1)$	J	K	0	0	0	X	0	1	1	X	1	0	X	1	1	1	X	0
J	K	$Q(t + 1)$	說明																																								
0	0	$Q(t)$	No change (保持)																																								
0	1	0	Reset (重設)																																								
1	0	1	Set (設定)																																								
1	1	$Q'(t)$	Complement (反轉)																																								
$Q(t)$	$Q(t + 1)$	J	K																																								
0	0	0	X																																								
0	1	1	X																																								
1	0	X	1																																								
1	1	X	0																																								
T	$Q(t + 1) = T \oplus Q$	<table><tr><th>T</th><th>$Q(t + 1)$</th><th>說明</th></tr><tr><td>0</td><td>$Q(t)$</td><td>No change (保持)</td></tr><tr><td>1</td><td>$Q'(t)$</td><td>Complement (反轉)</td></tr></table>	T	$Q(t + 1)$	說明	0	$Q(t)$	No change (保持)	1	$Q'(t)$	Complement (反轉)	<table><tr><th>$Q(t)$</th><th>$Q(t + 1)$</th><th>T</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	$Q(t)$	$Q(t + 1)$	T	0	0	0	0	1	1	1	0	1	1	1	0																
T	$Q(t + 1)$	說明																																									
0	$Q(t)$	No change (保持)																																									
1	$Q'(t)$	Complement (反轉)																																									
$Q(t)$	$Q(t + 1)$	T																																									
0	0	0																																									
0	1	1																																									
1	0	1																																									
1	1	0																																									

4.

(10%) 已知一個 SR NAND 門鎖器輸入 S 與 R 的訊號波形變化圖如下所示，假設忽略門鎖器內部的閘傳遞延遲，試畫出此門鎖器輸出 Q 的波形變化圖。




按照筆者的記憶方法，想求出 SR NAND 的功能表，即將 NOR 的輸入全部取反。

S	R	Q	$\overline{Q}$
1	1	0	1
0	1	1	0
1	1	1	0
1	0	0	1

⇒

S	R	
0	0	禁止 (forbidden)
0	1	1
1	0	0
1	1	維持 (hold)

因此可以得到：



5.

(20%) 根據此邏輯電路圖(a) 寫出狀態方程式和輸出布林方程式; (b) 寫出狀態表; (c) 畫出狀態圖。






FIGURE 5.15
Example of sequential circuit

	如下圖，標示各物件。																																																										
Circuit Diagram (電路圖)																																																											
Equations (方程式)	$y = (A + B)x'$ $A(t + 1) = Ax + Bx$ $B(t + 1) = A'x$																																																										
State Table (狀態表)	Table 5.2 <i>State Table for the Circuit of Fig. 5.15</i> <table><tr><th colspan="2">Present State</th><th rowspan="2">Input</th><th colspan="2">Next State</th><th rowspan="2">Output</th></tr><tr><th>A</th><th>B</th><th>A</th><th>B</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>	Present State		Input	Next State		Output	A	B	A	B	0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0	0	1	0	1	1	1	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1	0	0	0	1	1	1	1	1	0	0
Present State		Input	Next State		Output																																																						
A	B		A	B																																																							
0	0	0	0	0	0																																																						
0	0	1	0	1	0																																																						
0	1	0	0	0	1																																																						
0	1	1	1	1	0																																																						
1	0	0	0	0	1																																																						
1	0	1	1	0	0																																																						
1	1	0	0	0	1																																																						
1	1	1	1	0	0																																																						



6.

(20%) 根據圖中狀態表設計一個電路，它能偵測出在輸入端的一串位元中(輸入是一個串列式位元串(serial bit stream))，有三個或更多個連續的 1 出現。寫出(a) 此 FSM 狀態表；(b)利用卡諾圖化簡並求出狀態方程式和輸出布林方程式；(c) 畫出邏輯電路圖；(d) 判斷這個 FSM 電路為 Mealy machine 或是 Moore machine，並說明為什麼(沒寫原因不給分)。




FIGURE 5.27
State diagram for sequence detector

State Table
(狀態表)

看上面狀態圖，推導出：

Table 5.11
State Table for Sequence Detector

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

State Table
(狀態表)

看上面狀態圖，推導出：

Table 5.11
State Table for Sequence Detector

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

State Table
(狀態表)

看上面狀態圖，推導出：

Table 5.11
State Table for Sequence Detector

Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

State Table
(狀態表)

看上面狀態圖，推導出：

Table 5.11
State Table for Sequence Detector


Present State		Input	Next State		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

Equations
(方程式)

$D_A = Ax + Bx$

$D_B = Ax + B'x$

$y = AB$



Equations
(方程式)

$D_A = Ax + Bx$

$D_B = Ax + B'x$

$y = AB$

Equations
(方程式)

$D_A = Ax + Bx$

$D_B = Ax + B'x$

$y = AB$

Equations
(方程式)

$D_A = Ax + Bx$


$D_B = Ax + B'x$

$y = AB$

如下圖，圖很難畫，須要練習。

Circuit Diagram
(電路圖)

The circuit diagram shows a 2-bit counter implemented with two D flip-flops and two 3-input OR gates. The inputs are labeled A, B, and x. The outputs are labeled A, B, and B'. The circuit is clocked by a 'Clock' signal. Handwritten blue annotations include 'AX+BX' and 'AX+BX' near the OR gates, and 'AB' in a yellow circle at the bottom right.



看上圖的黃螢光筆，Moore Machine 只由 當前狀態決定，輸入不影響。

